

Digital I/O XMC

Advanced 32-Channel RS485/422 Differential XMC

The conduction-cooled Technobox, Inc. P/N 8643 Advanced 32-channel RS485/422 XMC is a third generation successor to our PMC solutions 2674 and 4289, both having been in continuous production since their introduction in the late 1990s. Whereas the 2674 and 4289 offered 4K and 12K Logic Elements (LEs) respectively, the 8643 provides the approximate equivalent of 50K LEs within its Intel® Cyclone® V GX FPGA (5CGXFC4C6F2717N). The Cyclone V also provides considerably more internal SRAM and several PLLs, as well as multipliers that are typically used for DSP applications.


Many key features of the 2674/4289 designs are retained such as asynchronous SRAM, 32 RS485 differential pairs, the facility to download FPGA code via PCI/PCI Express®, a local sensor to monitor board temperature, and JTAG programming via an Altera USB-Blaster™. Also carried over are FPGA-driven user LEDs, silicon delay lines for critical asynchronous FPGA circuits, serial EEPROM for user data, and an option for a precision oscillator.

The 8643 conduction-cooling features along with the PN4 and/or P16 rear IO connectors differentiate it from the air-cooled 7757.

The 8643 FPGA and IO circuitry is identical to 7757 so FPGA designs and code from 7757 projects will run on the 8643 without modification and vice versa.


The 8643 supports up to two GEN-1 (2.5 Gb/s) PCI Express lanes to a host processor via its P15 connector (either VITA 42 or VITA 61 style). Furthermore, the PCIe interface is built into the Intel Cyclone V GX as a hard-core block, greatly simplifying access to PCIe resources.

FPGA design programming is performed using Intel's Quartus® FPGA design software tools. A free web edition is available from Intel. Technobox, Inc. provides sample FPGA and C code as a foundation for end user designs. Generally, designers will use Intel's Qsys to implement internal FPGA buses for hooking up the PCIe core to user application blocks.



8643

- **FPGA-based, 32-Channel General-purpose Digital I/O XMC (VITA 42 or VITA 61)**
- **Altera® Cyclone® V architecture (5CGXFC4C6 standard population)**
- **Rear I/O via PN4 connector**
- **Rear I/O via P16 connector**
- **Conduction-cooled VITA 20**
- **External SRAM (256k x 32b)**
- **GEN-1 PCIe®, 2 lanes (2.5 Gb/s each); CvP mode limits operation to 1 lane**
- **Programmable from host via PCIe, on-board Flash, or direct via Altera USB Blaster**
- **User defined LEDs**
- **User accessible temp sensor**
- **Silicon delay lines**
- **Serial EEPROM**
- **Flexible termination scheme**
- **Separate direction control for each RS485 channel**
- **Sample FPGA design and host C code**
- **Industrial temperature design**
- **RoHS-compatible, Lead-free**



BLOCK DIAGRAM

